APRIL 1976- REVISED APRIL BULLETIN NO. DL S 7712380.

- **Dual Inverting MOS Driver**
- Low Standby Power Dissipation

Compatible with Many Popular MOS RAMs and

MOS Shift Registers

Capable of Driving High-Capacitance Loads


VCC Supply Voltage Variable over Wide Range to 22 Volts Maximum with Respect to VEE

- Versatile Interface Circuit for Use between TTL Levels and Level-Shifted High-Current,
- Inputs May Be Level-Shifted by Use of a Current Source or Capacitive Coupling or Driven Directly by a Voltage Source

MOS MEMORY INTERFACE

- High-Voltage Systems
- Designed to Be Functionally Interchangeable with National DS0026
- Operates from Standard Bipolar and/or High-Speed Switching MOS Supply Voltage
- Transient Overdrive Minimizes Power Dissipation

DUAL-IN-LINE PACKAGE (TOP VIEW) JG OR P



NC - No internal con


description


The SN75369 is a monolithic dual MOS driver and interface circuit that operates with either currentaccepts appropriate level-shifted input signals from MOS sircuits. Specifically, it may be used to drive source or voltage-source input signals. The device TTL or other logic systems and provides high-current and high-voltage output levels suitable for driving address, control, and/or timing inputs for several types of MOS RAMs and MOS shift registers. The SN75369 operates from standard MOS and/or bipolar supplies in most applications. This device has been optimized for operation with VCC supply voltage from 12 volts to 20 volts positive with respect to VEE. However, it is designed so as to be usable over a wide range of VCC. Inputs of the SN75369 are referenced to the VEE terminal and contain a series current-limiting resistor. The device will operate with either positive current input signals or voltage input signals that are positive -12 volts to -15 volts with the inputs to be driven from TTL levels or other positive voltage levels. The required negative-level shifting may be done with an external p-n-p transistor current source or by use of with respect to VEE. In many applications the VEE terminal is connected to the MOS VDD supply of capacitive coupling and appropriate input voltage pulse characteristics. The SN75369 is characterized for operation from 0°C to 70°C. TEXAS INSTRUMENTS

| NOTICE BOX 5012 + DALLAS TEAS 75322

443

schematics of inputs and outputs





absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

-0.5 V to 22 V		Man aco	War 0001	V. 05 2 0.0	. U C to 10 C	0000	300 0	7 097
2	*			- 6	5 5	ر		*
0				*	C	0		*
				*		1		
			-	*				
					0			
70/	*							
	Ü							
	9							
	0	7.1					28	
		5						10
		ote		2			9.	34
		ž		2				
	÷	9		2				
	â	0		16				
		'n					ge	
		rat					'X	39
		be				•	Sac	Š
		еш		4		*	(7	Da
*		-	20		2.		7	Δ.
1		9-9					g	ds
		re					6	5
100		C					Sec	Sec
		2				*	00	0
_		2	*		*	*	5	-
-		8				*	f	÷
ote		Jel	*		0)		ase	ase
Z		7	•		b'u	. *	0	0
See	٠	10	*		ā		0	0
Ü	à	a	*		are	10	f.	÷
O	i	ō	*		a	84	nct	5
4		bat	*	Ů	8	an	9	9
0		53	•	f	E	9	-	~
g L		ō			÷.	To.	9	9
Supply voltage range of VCC (see Note 1)	Input voltage .	Continuous total dissipation at (or below) 25°C free-air temperature (see Note 2):	JG package	P package	Operating free-air temperature range	Storage temperature range	Lead temperature 1/16 inch from case for 60 seconds: JG package	Lead temperature 1/16 inch from case for 10 seconds: P package

NOTES: 1. Voltage values are with respect to the VEE terminal unless otherwise noted. 2. For operation above 25 G free-air temperature, refer to Dissipation Derating Curves in the Thermal Information section, which starts on page 21, in the JG package, SN75369 chips are glass-mounted.

LIND > 0 MIN NOM MAX 22 4.75 recommended operating conditions

definition of input logic levels

	PARAMETER	MIN	MIN IYP MAX ON	MAX	ŝ
		2.5		4.5	>
VIH High-level input voltage				u	>
VIL Low-level input voltage		-		2 2	1
Thermit principles and the contract		20		70	HH
HILL THE STATE OF				27 mA	Ε
11 Low-level input current		-			

TEXAS INSTRUMENTS

TYPE SN75369 DUAL MOS DRIVER

electrical characteristics over recommended ranges of VCC and operating free-air temperature (unless otherwise noted)

PAF	PARAMETER	TEST	TEST CONDITIONS (See Note 3)	ZIV	TYPt	MAX	LIND
nput c	Input clamp voltage	I ₁ = -15 mA				-1.5	>
		VIL = 0.5 V,	10H = -50 µA	1-00	Voc-1 Vcc-0.7		
		11L = 0.7 mA,	10H = -50 µA		2		>
High	High-level output voitage	VIL = 0.5 V,	10H = -10 mA	Vec-23	VAC-23 VCC-18		
		11L = 0.7 mA.	I _{OH} = -10 mA	2.	2		
		VIH = 2.5 V,	10L = 10 mA		0.15	0.3	
		1 _{1H} = 8 mA,	10L = 10 mA		2000		>
Low	Low-level output voltage	VCC = 10 V to 22 V,	V _{1H} = 2.5 V, I _{OL} = 30 mA		0.2	0.4	
		VCC = 10 V to 22 V,	11H = 8 mA, 10L = 30 mA				
Outp	Output clamp voltage	V ₁ = 0 V,	10H = 20 mA			Vcc+1.5	>
		I ₁ = 20 mA			3.7	2	
ngu	Input voltage	I. = 8 m.A			2.4	63	>
	,	I ₁ = 0.7 mA			0.4	0.6	10
		V ₁ = 4.5 V			27	45	10
lan	Inout current	V ₁ = 2.5 V			6	15	Am S
		V ₁ = 0.5 V				1.5	10
Sup	Supply current from VCC,	VCC = 22 V,				0.5	AH
both	both outputs high	Both inputs at 0 V,	No load				
Sur	Sur ply current from VCC,	VCC = 22 V,			7	1	12 mA
bot	both outputs low	Both inputs at 3 V,	No toad				


All typical values are at V_{CC} = 20 V and T_A = 25°C.

NOTE 3: Many of these parameters are specified independently for either voltage source or current source external forcing functions at this inputs. Use the appropriate set of specifications for each application.

switching characteristics, VCC = 20 V, TA = 25°C

	PARAMETER	TEST CONDITIONS	Z	TYP	MAX	- NO
2	Delay time low-to-high level output		80	16	24	us
יטרא.	Comment of the base of the comment o	I	4	11	20	SU
THO	Delay time, night-to-towaski output	C1 = 390 pF.			000	1
HILL	Transition time, low-to-high-level output	200	20	18	3,	us
1	Transition time, high-to-low-level output	, 10 = 10 ii.	9	16	30	ns
THE	and the state of t	See Figure 1	16	35	25	ns
tPLH	Propagation delay time, low-to-nigh-level output			00	0	1
tpHI	Propagation delay time, high-to-low-level output		201	97	8	No.

PARAMETER MEASUREMENT INFORMATION




NOTES: A, The pulse generator has the following characteristics: PRR - 1 MHz, $Z_{OUT} \approx 50\,\Omega$.

TEST CIRCUIT

VOLTAGE WAVEFORMS

CL includes probe and jig capacitance.

FIGURE 1-SWITCHING TIMES, EACH DRIVER



TEXAS INSTRUMENTS

FIGURE 2


POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TYPICAL APPLICATION DATA

Applications of the SN75369 used as an interface device in systems converting TTL signals to negative-polarity h clock signals are shown in Figures 3 and 4. In both applications the SN75369 VEE pin is connected to a negative h supply voltage. Figure 3 and 4 show the use of the SN75369 over a wide range of VCC supply voltages. The device even be used as a TTL level driver, if desired, by connecting VCC to 5 volts.

the current and an open-collector TTL gate is used to switch the p-n-p transistor. Figure 4 shows capacitive coup being used to level shift. The SN7437 TTL buffer gate is used as a voltage source driver with pull-up resiston Both applications shown require negative level shifting from positive voltage levels to the inputs of the SN75369, w are referenced to the VEE terminal. A p-n-p transistor current source is used to level shift in Figure 3. Resistor R providing additional high-level drive. The value of coupling capacitor C depends on the frequency and characteristic the signal applied to the capacitor.


The optimum value of the damping resistor depends on the specific load characteristics and switching speed. A tyr The fast switching speeds of the SN75369 may produce undersirable output transient overshoot because of loa wiring inductance. A small series damping resistor may be used to reduce or eliminate this output transient oversh value would be between 10 \O and 30 \O. See Figure 5.



NOTES: A. R = 350 £1 to 500 £1. B. Q is 2N3829 or equivalent.


FIGURE 3-MOS RAM CLOCK DRIVER SYSTEM WITH P.N.P TRANSISTOR CURRENT SOURCE USED TO SHIFT LEVELS TO INPUTS OF SN75369

TYPICAL APPLICATION DATA



NOTE A: R ≈ 100 Ω to 250 Ω.

FIGURE 4-MOS SHIFT REGISTER CLOCK DRIVER SYSTEM WITH CAPACITIVE COUPLING USED TO SHIFT LEVELS TO INPUTS OF SN75369



NOTE: RD * 10 12 to 30 12 (optional)

FIGURE 5-USE OF DAMPING RESISTOR TO REDUCE OR ELIMINATE OUTPUT TRANSIENT OVERSHOOT IN CERTAIN SN75369 APPLICATIONS

INTERFACE CIRCUITS

DUAL-CHANNEL INTERFACE TO MOS MEMBORIE TYPE SM 7537

JLLETIN NO. DL-S 7712059, SEPTEMBER 1973 - REVISED APRIL 197

ITL AND TMS4062-TYPE MOS RANDOM-ACCESS MEMORY (RAM) DUAL READ/WRITE AMPLIFIER FOR INTERFACING BETWEEN

performance features

Node Terminals Connect Directly to I/O Terminals of TMS4062 (AMS6002) and Similar MOS RAMs .

TTL and DTL Compatible Data

Outputs

50-mA Data Output Sink-

Current Capability

Data Outputs May Be Wire-AND Connected

TTL and DTL Compatible

ease of design features

Diode-Clamped Inputs

- Complementary High-Voltage Outputs In Write Mode, Write Driver Provides at Node Terminals
- In Read Mode, Read Amplifier Responds to Small Differential-Input Current in Node Terminals

description

Operates Over Wide Range

of Supply Voltages

Minimizes or Eliminates

External Components

read/write amplifier that is designed to interface the The SN75370 is a monolithic integrated circuit Input/Output (I/O) terminals of the TMS4062 (AMS6002) and similar type MOS RAMs with TTL.

driver and inputs for the read amplifier. In the write information from the MOS RAM and convert it to The device contains two separate channels. Each which are common at the input/output node (N) terminals. These terminals are outputs for the write mode, the write driver circuit is designed to write MOS-level binary information into the MOS RAM under control of TTL inputs. In the read mode, the read amplifier is designed to read MOS-level binary TTL levels at the data output. This is controlled by channel consists of a write driver and a read amplifier, TTL inputs also.

a

2 2

11 ZRE

12 12

13 ZNO

2WE

15

16

DUAL-IN-LINE PACKAGE (TOP VIEW)

JORN

Data outputs are constructed so that they may be The device has a chip-enable input common to both channels which can be used to enable the entire device. Internal voltage regulators permit circuit wire-AND connected to other outputs and/or be connected to an external pull-up resistor, if desired. operation over a wide range of supply voltages.

P

BE OF

4 ONE

E .


- Ness

positive logic: see function table

FUNCTION TABLE

H = high level voltage or current], L = low level (voltage or current), X = intelevant input levels at CE, WE, RE, and D, and output levels at Y are TTL-compatible. Voltage output levels at N fall between VSS and VREF,

functional block diagram (each channel)



OUTPUTS CURRENT GOUTPUT	D NO N1	I X	I	× L L	I X	x x x	
VOLTAGE INPUTS	WE RE	T J	T	H L	1	ı	>
VOL	CE	I	I	I	I	I	Į.
MODE		Write 0	Write 1	Read 0	Read 1	Standby	Distablised

TEXAS INSTRUMENTS POST OFFICE BOX 5012 . DALLAS, TEXAS 75222

TEXAS INSTRUMENTS

POST OFFICE BOX 5012 . DALLAS, TEXAS 75222